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A STUDY OF POWER CONDITIONING 
AND POWER DISTRIBUTION AND COMPONENTS 
M. A, Honnell and H. M. Horton 
ABSTRACT 
The results of a comprehensive simulation and analysis performed 
on the operation of the regulator part of the Charger/Battery/Regulator 
Module (CBRM) are detailed in this study. The CBRM is utilized as an 
integral component of the Skylab/Apollo Telescope Mount (ATM) electrical 
power system and contains a switching mode electronic regulator. Imp-
lementing circuit analysis techniques, pertinent voltages and currents 
are calculated; these, in turn, are incorporated into the regulator sys-
tem study. Investigation of the turn-on and turn-off times associated 
with the switching circuitry is performed and an examination is made on 
these calculations. 
A computer program has been developed to provide a simulation of 
the switching regulator; this modeling is accomplished using the Fortran 
language and is processed on the IBM 360/50 computer. The inherent flex-
ibility of the program allows changes in not only the input voltage and 
load resistance, but the important circuit component values as well. 
The simulation model computer program is utilized to generate 
graphs that will relate various CBRM parameters to one another. Through 
such graphs, the program will investigate the effects on output voltage, 
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output power, switching frequencies, and timing pulse-widths as input 
voltage and load resistance conditions are varied. 
The Skylab/ATM has a complex electrical power system network; 
eighteen CBKM's are electrically connected in parallel and administered 
by a power sharing circuit. In order to analyze this parallel power-
sharing arrangement, control techniques were employed and a feedback 
diagram was developed. Utilizing this feedback diagram, the system 
output voltage and individual regulator currents could now be formulated 
in termes of load resistances, distribution line resistances, and two 
intrinsic properties of the individual regulators: the output resistance 
and the no-load output voltage. 
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I . INTRODUCTION 
This r e p o r t r e p r e s e n t s the r e s u l t s of a s tudy made on t h e 
swi tch ing r e g u l a t o r of the Charge r /Ba t t e ry /Regu la to r Module (CBRM) 
which i s a p a r t of the Skylab/Apollo Telescope Mount (AIM) e l e c t r i c a l 
power system. Eighteen such r e g u l a t o r s , which supply common output 
b u s e s , e x i s t i n the ATM and r e c e i v e t h e i r energy from banks of s o l a r 
c e l l s . B a s i c a l l y , the r e g u l a t o r o p e r a t e s on the p r i n c i p l e t h a t a con-
s t a n t output v o l t a g e can be ob ta ined a t the output of a low-pass f i l t e r , 
i f energy i s c o r r e c t l y supp l i ed to i t s input i n pu l ses r a t h e r than con-
t i n u o u s l y . The major i ty of swi tch ing r e g u l a t o r s come under one of two 
c l a s s e s of t iming c o n t r o l : 1) those having a cons tan t on pu l se -wid th 
and a v a r i a b l e swi tch ing r e p e t i t i o n r a t e ; and 2) those having a cons tan t 
swi tching r e p e t i t i o n r a t e and a v a r i a b l e on pu l se -wid th . In the CBRM 
r e g u l a t o r both the on pu l se -wid th and the swi tching r e p e t i t i o n r a t e a re 
v a r i a b l e . 
To provide the r eade r wi th an unders tanding of the CBRM's over -
a l l o p e r a t i o n , a s i m p l i f i e d f u n c t i o n a l block diagram i s p re sen ted and 
d i scussed i n Chapter I I . Also d i scussed are four b a s i c p o s s i b l e con-
f i g u r a t i o n s of t h e output s t a g e of a swi tch ing r e g u l a t o r . Chapter I I I 
con ta ins the development of mathematical express ions for the c u r r e n t s 
and vo l t age s a s s o c i a t e d w i th t h e r e g u l a t o r and express ions fo r the 
swi tch ing times which produce t h e s e c u r r e n t s and v o l t a g e s . 
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Using the information obtained in Chapter III, a computer pro-
gram model of the CBRM regulator was developed and is presented in Chap-
ter IV. Also included in that chapter is a discussion of the structure 
or format of the program and the first two pages of a typical output. 
The following are four features considered desirable in the computer 
program and consequently served as a guide during its construction. 
1) Furnish all voltages and currents pertaining to the output 
filter. 
2) Furnish output switching transistors' on time and dwell 
time, and furnish discharge time of the charging inductor. 
3) Provide a means of analyzing the load sharing properties 
of the regulator. 
4) Be versatile in format to allow changes in component values 
and input parameters. 
The problem of regulation and the reaction of the regulator to 
varying resistive loads are discussed in Chapter V. Also discussed are 
the nonlinearities of the regulator and the difficulties encountered 
in attempting to model such a system for purposes of analysis. 
Following the analysis of a single regulator, Chapter VI presents 
an investigation of the complete power system consisting of eighteen regu-
lators in parallel and under the control of a power sharing circuit. To 
study the parallel arrangement, a feedback diagram is developed and the 
system output voltage and individual regulator currents are formulated 
in terms of load resistance, distribution line resistances and two in-
trinsic properties of the individual regulators: the output resistance 
and the no-load output voltage. 
3 
Chapter VII contains a presentation of some of the results 
obtainable from the computer program model. The results are in the form 
of graphs displaying changes in one or more variables for a variety of 
input voltage and load resistance conditions. The conclusions given in 
this chapter summarize the work done, the results obtained, and suggest 
areas that could be investigated further. 
II. SYNOPTIC VIEW 
A discussion of the principles of operation of the regulator of 
the CBEM will be presented in this chapter and a detailed analysis of 
each part of the regulator will be presented in Chapter III. A simpli-
fied block diagram of the regulator, showing the major blocks is shown 
in Figure 2-1. 
The principle function of the regulator is to take energy from 
one voltage supply whose voltage may be any value over a wide range (bank 
of solar cells) and use this energy to maintain an output voltage at a 
relatively fixed value. Since it is possible for the output voltage of 
the source supply to be less than the required regulated output, it is 
necessary to temporarily store this energy in the transition from input 
to output. The temporary storage element used is an inductor called the 
charging inductor located in the lower right-hand block of Figure 2-1 
and the energy is temporarily stored in the magnetic field of this induc-
tor. The charging inductor is an integral part of an averaging filter 
which is also included in the same block of Figure 2-1. The energy from 
the inductor is transferred to large capacitors in the filter. The energy 
transferred from the supply source is equal to the energy supplied to the 
load connected to the output terminals plus a small amount lost in the 
switch and filter. 
When the switch in Figure 2-1 is closed, energy is transferred 
from the input supply to the magnetic field of the inductor and when the 
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switch is opened, this energy is transferred to the capacitors and load. 
Each time the switch closes and opens one increment of energy is trans-
ferred from the supply source to the capacitors and load. The size of 
this increment, which must be dependent on the amount of energy being 
used in the load, is a function of the switch time and the input voltage. 
The on time of the switch is controlled by a one-shot multivibrator 
whose timing is controlled by other blocks in Figure 2-1. If the regu-
lator is operated independently of other regulators, the switch time, in 
order to maintain constant output voltage, would be dependent only on 
the input voltage and the difference between the output voltage and re-
quired voltage. However, the regulator in Figure 2-1 is designed to 
operate in parallel with several regulators to supply the total power 
to the load. So that all regulators furnish approximately the same 
amount of output power, their output currents are made the same. To 
accomplish this, the output current of each regulator is monitored and 
compared to a programmed current developed by a power sharing network. 
Each comparison produces a feedback signal which influences the timing 
of each switch to equalize the output currents. The output current mon-
itor and power share blocks perform this function as will be explained 
later in Chapter VI. The output current monitor is also used to reduce 
the output voltage as a function of output current to give a character-
istic as shown in Figure 2-2. The current monitor has a threshold value 
at 15.5 amperes that will cut the device down rapidly for overload pro-
tection. 
In order to understand the basic operation associated with the 
incremental energy transfer from the input source to the output for the 
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Figure 2-2. The output voltage/output current cha rac t e r i s t i c . 
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purpose of voltage regulation, three basic circuits will be discussed. 
The first circuit has an output voltage that is controllable from zero 
up to the input voltage depending on the timing of the switch. The sec-
ond circuit has an output voltage that is controllable from a greater 
value than the input voltage down to the input voltage, depending on the 
timing of the switch. The third circuit, has an output voltage that is 
controllable from a value greater than the input voltage down to zero. 
All three circuits will contain two switches, Si and S£> and 
will be analyzed under periodic operation of these switches. The period 
of the periodic operation is the time between consecutive closings of S-^ . 
The switch S-. is assumed to be closed for T. seconds and opened for x~ 
seconds, thus giving a period of x^ plus x^ seconds. The second switch 
S is synchronized with S. and is opened when S.. is closed and closed 
when S, is opened. For convenience, a term D has been defined as the 
duty cycle of S-, and is the fraction of the period during which S is 
closed and is given by D = T,/(T-I + T„) . 
A fourth circuit to be discussed is a modification of the third 
example and is the actual circuit used in the regulator of the CBKM„ 
Four Basic Configurations of Output Stages 
I. Buck Circuit 
The c i r cu i t in Figure 2-3 w i l l have an output voltage whose 
average value w i l l be between zero and Vg depending on the duty cycle of 
switch S 1 . The voltage v ( t ) in Figure 2-3 i s shown in Figure 2-4. A 
l inear analysis of the c i r cu i t to the r ight of switch S reveals that 
the output voltage w i l l have the same average value as v ( t ) . This 
9 
Figure 2-3. The c i r cu i t of a Buck type output s tage. 
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Figure 2-4. The waveform of v(t), the voltage across S2 of Figure 2-3. 
Vo 
Vs-
1.0 D 
Figure 2-5. The range of possible values for the output voltage Vn as 
a function of the duty cycle. 
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analysis is based on representing v(t) as a Fourier series and realizing 
that a constant v(t) will produce a constant Vg(t) of the same value. 
The harmonics of v(t) will also appear in V Q ( 0 ; however, they will be 
attenuated by the low-pass LC filter. The average value of v(t), and 
v0(t) is: 
T l V e
 = DVC (2-1) 
T2 
<v(t)> - <v0(t)> = illj 
and is plotted in Figure 2-5 as a function of D. 
II. Boost Circuit 
The c i r cu i t in Figure 2-6 i s commonly known as a Flyback c i r cu i t 
and i t s output voltage w i l l be between a value greater than V and V 
depending on the duty cycle of S^. In order to solve for the output 
voltage during s t eady-s t a t e , s teady-s ta te conditions are assumed. I t i s 
also assumed that during the time that Si i s closed, the voltage v„(t) 
w i l l not change an appreciable amount. Under these conditions the vol-
tage v( t ) in Figure 2-6 w i l l have the waveform shown in Figure 2-7. 
Since the current in L i s continuous and per iodic , the average value of 
the voltage across L over one period wi l l be 
if Vt)dt = W* 
JO J 0 
T 
L l ^ 1 dt = Y U C T ) " 1(0)J. (2-2) 
Under s teady-s ta te conditions the value of the current through the induc-
to r at the end of a period, T, i s equal to the value of current through 
the inductor at the beginning of the period. Thus, by Equation 2-2 the 
12 
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Figure 2-6. The c i r cu i t of a Boost or Flyback type output s tage. 
13 
V 
V 
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Figure 2-7. The waveform of v(t), the voltage across S2 of Figure 2-6. 
D 
Figure 2-8. The range of possible values for the output voltage V, 
as a function of the duty cycle. 
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average value of the voltage across the inductor is zero. Solving for 
the average value of v(t) , the voltage across Sot 
v(t) - V8 - vL(t) (2-3) 
<v(t)> = <VS> - <vL(t)> (2-4) 
<v(t)> =<VS> (2-5) 
The average value of v(t) in terms of VQ can be calculated using Figure 
2-7: 
v(t) = ^1V0 , = DVQ (2-6) 
Tl + T2 
Combining the two equations for v( t ) and solving for VQ: 
Vh- (2"7) 
Vn i s p lot ted as a function of D in Figure 2-8. 
III. Buck-Boost Circuit 
The c i r cu i t in Figure 2-9 wi l l have an output voltage whose 
average value wi l l be between a value greater than the input voltage and 
zero, depending on the duty cycle of switch S-, . As was done for the 
Boost configuration, an expression for VQ as a function of D can be de-
rived for s teady-s ta te conditions with a continuous and periodic current 
through L. Again the average value of v ( t ) , the voltage across the indue-
15 
Figure 2-9. The c i r cu i t of a Buck-Boost type output s tage. 
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tor is zero. From Figure 2-10 which shows v(t) as a function of time, 
<v(t>> - ^ ^ . 0 . (2-8) 
L r T l 2 
Solving for Vn from this equation yields: 
DVQ + (1 - D)Vg = 0 (2-9) 
V = - 1^-2 V . (2-10) 
0 D s 
The possible range of VQ is shown in Figure 2-11 and as indicated by 
Equation 2-10 will have negative values. 
IV. Modified Buck-Boost Circuit 
The output stage used in the CBRM regulator is a modified version 
of the Buck-Boost configuration just discussed. As shown in Figure 2-12, 
a segment of time T (known as dwell time) is introduced in which both 
switches, S^  and S£» will be opened. A drawing of this configuration is 
given in Figure 2-13 and the waveform for v(t) appears in Figure 2-14. 
The average value of v(t) will be zero as discussed for the two 
previous configurations and with the aid of Figure 2-14 can be expressed 
as: 
/ v ( t ) > ± vn + ± V = 0 (2-11) 
\ /
 T l + T 2 + T 3 0 . T l + T 2 + T 3 8 
T l + T2 + T 3 ~ T l - T 3 
D V + -1 £___£ i i Vs = 0 (2-12) 
0 xx + x2 + x3 s 
17 
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Figure 2-10. The waveform of v ( t ) , the voltage across L of Figure 2-9. 
- v < 
1.0 
D 
Figure 2-11. The range of possible values for the output voltage V. 
as a function of the duty cycle. 
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Figure 2-12. A graph of the switch posi t ion relat ionship between SI 
and S2 of the Modified Buck-Boost output s tage. 
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RL V 0 
Figure 2-13. The c i r cu i t of a Modified Buck-Boost type output s tage. 
20 
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% : T, : T 3 
i ONE PERIOD 
Figure 2-14. The waveform of v(t), the voltage across L of Figure 2-13. 
v r t 
Vs 
Figure 2-15. The range of possible values for the output voltage V 
as a function of the duty cycle. 
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DVQ + (1 - D - Dd)Vs = 0 
1 - D - Dd 
0 D S 
where Dd = 3 
T l + T2 + T3 
and is the fraction of time when both switches are opened. A plot of 
Vn as a function of D for a constant D is shown in Figure 2-15. 
In the actual circuit of the CBRM regulator, large amounts of 
current must be switched by S and S and carried by L. To facilitate 
handling this current, four branches each composed of an S , S and L 
are paralleled and each takes a fourth of the total current. Switch S 
is a silicon power diode and S is a silicon power transistor. This 
arrangement is shown in Figure 2-16. For purpose of analysis, the four 
inductors in parallel can be considered as one with an equivalent value. 
C2-13) 
C2-14) 
(2-15) 
' ^ _ ^ 
"V^ 
' ^ ^ r 
Vs 6 
Figure 2-16. A part of the output stage of the CBRM showing the four transistor switches, four 
charging inductors and four diode switches. 
III. MATHEMATICAL DERIVATIONS 
Derivation of the mathematical equations governing the operation 
of the regulator will be developed based on the piece-wise linear behav-
ior of the system. To understand the piecewise-linear behavior, let it 
be assumed that the regulator is in a normal mode of operation with an 
output current being delivered to a load. The output voltage is continu-
ously compared with an internal reference voltage and if low-voltage 
condition is indicated, the one-shot multivibrator is triggered. The on 
time of the multivibrator is a function of the input voltage and the out-
put current. The output of the multivibrator is used to turn on transis-
tor switches which allow the charging inductor to receive energy from the 
input source. The amount of energy stored in the inductor is a function 
of the on time of the multivibrator and the value of the input voltage 
supply. The higher the input voltage the shorter the time required 
to store a given amount of energy. Also, since the energy delivered to. 
the load must balance with the energy transferred through the inductor, 
it is necessary that the on time of the multivibrator increase as a 
function of the load current. Therefore, the on time of the multivibra-
tor is a decreasing function of the input voltage and an increasing 
function of the output current. When the multivibrator turns off the 
transistor switches, the energy in the charging inductor is transferred 
into the output filter as explained in Chapter II. When the current in 
the inductor reaches zero, the energy dump from the inductor to filter 
23 
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i s complete and control of the regulator i s returned to the comparator. 
The mult ivibrator i s again automatically tr iggered as soon as the com-
parator determines that a low-voltage condition e x i s t s . This sequence 
of events const i tutes one cycle of operation of the switching regulator . 
During s teady-s ta te operation, there i s a time in te rva l between 
the end of the energy dump and the condition necessary for the r e t r i g -
gering of the mul t iv ibra tor . This i s due to the bui lding up of the out-
put voltage by the energy j u s t dumped by the charging inductor , and then 
waiting for th is voltage to decrease. This wait period i s usually called 
dwell, or off, time. 
One cycle of operation consists of three d i s t inc t time i n t e r v a l s ; 
the inductor charging time, the inductor dumping time, and the dwell 
time. The operation of each par t of the regulator w i l l be analyzed for 
the three time in t e rva l s . The output f i l t e r i s analyzed f i r s t followed 
by an analysis of the charging inductor. The resu l t s of these analyses 
w i l l then be used to determine the necessary timing equations for s a t i s -
factory operation of the regula tor . 
A. Output F i l t e r Currents 
The output f i l t e r i s shown in Figure 3-1 and i s a fourth-order 
network when the commutating diode i s forward biased (dumping time in -
terval ) and i s a th i rd-order network when the diode i s reverse biased 
(charging and dwell t ime). The mathematical analysis i s divided in to 
two parts depending on the s t a t e of the diode. The mode of operation 
during the time in te rva l when the diode i s forward biased wi l l be r e -
ferred to as mode A and the mode of operation during the time in te rva l 
when the diode is reverse biased w i l l be referred to as mode B. 
9 Vr 
-H-
4,2 CO) 
RLI: 
LI \\ KJ c , < 
•i 
VC | I A 2 (S ) 'C2< 
C2 
'out 
i L 1 ( 0 ) 
- V IN 
Figure 3-1. The output filter in Mode A. 
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The equations for the filter currents will now be derived for 
mode A operation. A matrix equation for the loop currents, in Laplace 
transform terms, is given on page 27 as Equation 3-1. In the matrix 
equation and the following analysis (for mode A), the diode is modeled 
as a small voltage source, Vp, in series with a small resistance. The 
form of IA1(S), I^CS). and I^CS) is: 
-Vn 1 a,S3 + a„S2 + a,S + an 
IA(S) 5 + 1 \ \ 2 (3-2) 
Up + Hj^ + Fj^ + B^ S b^S* + bgS-3 + \>fil + b ^ + bQ 
The derivation of this equation and expressions for the coefficients are 
given in Appendix A. 
The last term of Equation 3-2 has a denominator which can be 
expanded into two complex conjugate pairs of roots and can be written 
in the form of: 
RA1 / eAl RA1 /-QA1 RA2 /_9A2 RA2 /-QA2 
last term = ' + ' + £ + ' (3-3) 
S + a A r j % l S+aAl+ja)Al S+aA2-Ja)A2 S+aA2+i\l 
Thus, the time domain expression for the currents will have the form of: 
iA(t) - 2 R M exp[-aA1t] cos(a>A1t + 6^) 
+ 2RA2 exp[-aA2t] cos(toA2t + 6A2) 
~ V ( R D + RL1 + RL2 + V • <3"4> 
Each parameter in the current equations is defined and discussed in 
Appendix B. 
(ik + SU + "u + RC1 + V 
JL 
sci <- — ~ Rci> 
(
- ik ~ V 
, 1 1 i 
(••7ZT + TZZ + SL2 + RQI + ^ 2 + RL2> * SCI SC2 SC2 Rgg) 
(- Trr - Rp9) SC2 C2' fe
 +
 *L + RC2> SC2 J L. 
V^ 
IA2(S) 
IA3(S) 
Ll • i u(0) - vcl(0)/S - VD/S 
L2 • iL2(0) + vcl(0)/S - vC2(0)/S 
vc2(0)/S 
(3-1) 
where 1^(0) is the initial current through Ll, 
1L2(0) is the initial current through L2, 
V Q ( 0 ) is the initial voltage across CI, 
v^CO) is the initial voltage across C2, and 
Vjy is the forward voltage drop across the diode. 
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When the diode is reverse biased, it is in mode B operation and 
appears as shovm in Figure 3-2. A matrix equation for the loop currents 
in Laplace transform terms is: 
^SCl + SC2 + S L 2 +Rci + *C2 + *L2* ^~ SC2 " ^ 2 ^ 
(
~ SC2~ " *C2> <S^2 + RC2 + V 
IB2(S) 
IB3(S) 
L2- iu(0) + vcl(0)/S - vc2(0)/S 
vc2(0)/S 
(3-5) 
where i-2(0) is the initial current through L2, 
v ,(0) is the initial voltage across Cl, and 
vc_(0) is the initial voltage across C2. 
The form for Ifi2(S) and IB3(S) then will be: 
IB(S) 
C 2 S + C 1 S + c0 
d3S3 + d2S2 + djS + dQ 
(3-6) 
Equation 3-6 has a denominator which can be expanded into a 
complex conjugate pair and one real root and can be written in the 
form of: 
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<L < Vout 
Figure 3-2. The output f i l t e r in Mode B. 
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RB1 [H\ RB1 / ~ 6 B 1 RB2 
IB (S) = ^ = + + (3-7) 
B
 S-HxBl-juB1 S+aB1+jo)B1 S+aB2 
Thus, the time domain e x p r e s s i o n for the c u r r e n t s w i l l have the form of: 
i B ( t ) = 2 ^ e x p [ - a B 1 t ] cos(aJB 1t + GB1> 
+ Rg2 e x p [ - a g 2 t ] ' (3-8) 
B. Model of Charging I n d u c t o r 
I f t he charging i n d u c t o r , L I , i s i d e a l and t h e vo l t age across i t 
i s a c o n s t a n t , then the c u r r e n t through i t i s a l i n e a r funct ion of t ime 
and i s as fo l lows : 
±(t) =
 lljo \ dt (3"9) 
i ( t ) = VL l (3-10) 
LI 
where VT i s the v o l t a g e across the i n d u c t o r . 
Lt 
However, for l a r g e c u r r e n t s , t h e i n d u c t o r ' s va lue w i l l be a funct ion of 
the c u r r e n t through i t . Under t h i s c o n d i t i o n , the cu r r en t through t h e 
charging i n d u c t o r w i l l s t i l l be a func t ion of t ime but not a l i n e a r one , 
and can be expressed a s : 
1(t)
 -/o m» dt • C3"u) 
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Since the charging inductor ' s value does vary with current , i t 
i s necessary to model the inductor so that t h i s var ia t ion i s accounted 
for. Each charging inductor in the CBRM power supply has a value of in-
ductance of approximately 200 uH when operated well below sa tura t ion . 
The voltage across LI can be expressed as: 
= d ( i ( t ) L l ( i ) ) 
"L 
V
T = dt (3-12) 
and holds for any set of time and current values when the proper value of 
LI is used. If a very small change is taken in times Ll(i) will be a 
near constant. Thus: 
VL = Ll(i) ^ f ^ - (3-13) 
The smaller the At, the greater the accuracy of th is equation. Solving 
for the change in current: 
VTAt 
Ai(t) =
 I ^ T ) . (3-14) 
This equation wi l l give the increase in current through the inductor for 
a small increase in time when the inductor ' s value i s known in the range 
of operation. 
Equation 3-14 s t a t e s that for fixed increments of time, At, the 
increments of current , Ai, get l a rger as L l ( i ) decreases. Figure 3-3, 
drawn from measurements on the actual CBRM regula tor , shows the resu l t s 
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Figure 3-3. A typical charging current curve. 
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of such action. The input voltage and load current were 60.3 volts and 
14.6 amperes, respectively. 
It can be seen by Equation 3-14 that the inductance for any value 
of current is equal to the applied voltage divided by the slope of the 
current curve at the operating point. 
u ( i ) =
 Al(F57AF (3-15> 
From measurements on the regulator system, it was calculated that the 
value of the inductance at two amperes is approximately 200 yH and at 
twenty amperes the value is approximately 100 uH. 
One method of determining the current through the inductor is to 
use Equation 3-14 and represent Ll(i) empirically as: 
Ll(i) = 200 yH - KKi) 1^ (3-16) 
This equation was chosen because it generates values of LI close to ac-
tual values and holds for all i within the range of operation. Kl and 
K2 are selected constants used to make the equation approximate the ac-
tual inductor. Values used for Kl and K2 that gave good results were 
0.70(10)~6 and 1.08, respectively. 
An iterative process will now be developed that will relate a 
value of current through the inductor, LI, to a given fraction of the 
total time for which a constant voltage is applied across the inductor. 
Let the total time be T and the applied voltage be VL. The time T is 
divided into small segments At. Beginning with an initial current of 
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zero, Ll(i) is calculated by Equation 3-16 and used in Equation 3-14 to 
determine the amount of increase in current, Ai, due to an increase in 
time At. Now using the new value of current, another value of Ll(i) is 
calculated and used to calculate the latest increase in current due to 
another increase in time. This procedure is continued until the sum of 
the At's equals T, each time using the sum of the Ai's to determine 
Ll(i). This process yields very satisfactory results if At is T/20 or 
smaller. 
C. Dwell Time 
Whenever the voltage at the input of the output fi l ter is suf-
ficiently high, the one-shot multivibrator should stay off. This off 
time is called dwell time. Looking at the diagram of the comparator 
circuit in Figure 3-4, which turns the one-shot on, the voltage equation 
for i ts difference-mode input can be written: 
15 R3 - 7.5K Vr1 
V = : — - v (3-17) 
a 7.5K + R3 CURNT ^ ' 
where V-,, is the voltage across the filter capacitor CI, and V is 
the voltage at the inverting input of IC2 produced by the output current 
monitor. The transition of V from a negative value to a positive value 
CI 
will cause the comparator's output to go from negative to positive there-
by turning the one-shot on. 
In determining the dwell time, the question to be answered is 
"How long does i t take for the first capacitor, Q, in the output fi l ter 
to discharge to a value that would require the one-shot to come on again?" 
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C3 
!80uF I I 4.99 K 
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O N E - ^ H O T 
> 
Figure 3-4. The comparator circuit used to determine the dwell time. 
36 
V . has a waveform similar to that shown in Figure 3-5. The exact ampli-
tudes and times are functions of the input voltage and the load current. 
Let the value of V at the end of the dump time, which will be 
LI 
discussed later, be called V and let the value of V that makes V„ 
Clct CI a 
go from a n e g a t i v e va lue t o a p o s i t i v e va lue (V = 0+) be c a l l e d V 
a ciB 
Then the decrease in V during the dwell time will be: 
CI & 
AVC1 " VCla " VC13 ( 3 - 1 8 ) 
To develop an express ion f o r t h e dwell t i m e , another equat ion for AVp-
can be used i f the cu r r en t be ing d i scharged by CI i s considered a con-
s t a n t . Due to the l a r g e va lue of capac i t ance and s h o r t dwell t i m e , t h i s 
i s a good approximation. Therefore r e p r e s e n t i n g dwell time by T : 
D 
/•t+T 
A V c i = c i / hadt <3"19> 
I T 
AV_. = B 2 D (3-20) 
C 1
 CI 
Combining Equations 3-18 and 3-20 and s o l v i n g for V , the vo l t age for 
Cl$ 
which V equals 0 y i e l d s : 
a 
I T 
v = V - B 2 D (3.21) 
CIS Clo CI ^ Z 1 ; 
Vci 
energy 
dump 
time 
D 
dwell 
time 
Figure 3-5. A typical waveform of V 
charging 
time 
the voltage across CI. 
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Using th i s value of V Q in Equation 3-17 and s e t t i ng V = 0 and solving 
for the dwell time, TD, y i e l d s : 
TD = 
VCUBNT ( 7 , 5 K + R3) " 15 R3 
7T5K + V, Cla 
CI 
LB2 
(3-22) 
Thus, when V ^ ^ ^ s the voltage at the inver t ing terminal , VG- » the vol-
tage across CI a t the end of the dump time, and IB2» t n e current in loop 
two of the output f i l t e r , are known, TTN can be calculated. CURNT can 
be determined through an analysis of the RC c i r cu i t connected to the 
invert ing input terminal. 
D. Charging lime 
The charging time i s the length of time that the one-shot mul t i -
vibrator must stay on. The one-shot shown in Figure 3-6 i s normally off 
with -15 vol ts at the output. Under t h i s condition there i s approximately 
-0.6 vol t at the invert ing input of IC1 due to CR8 being forward biased 
and there i s approximately -1 .7 vol ts at the noninverting input due to 
the R18, R23 voltage divider network (CR10 i s forward biased and CR6 i s 
reverse b iased) . The one-shot remains in t h i s s table condition un t i l the 
current in the charging inductor i s zero and the output of the comparator 
goes pos i t ive . When th i s happens, the noninverting input of IC1 goes 
posi t ive with respect to the inver t ing input , the one-shot i s turned on, 
and the output of IC1 goes to 15 vol ts pos i t i ve . There w i l l then be 
current through the charging inductor and when i t i s detected, the output 
of IC2 w i l l be drawn to ground po ten t i a l prohibi t ing the comparator from 
having control of the one-shot u n t i l the inductor has been charged and 
completely discharged into the f i l t e r . With the comparator's output 
Output Current 
Monitor Voltage 
49 .9 K 
Output of 
Comparator Circuit
 R ) 8 
75K 
RI4 CR4 
This point is grounded 
when charging inductor 
current is not zero. 
RI2 
7 5 0 K 
2 !!CR12 
OUTPUT 
Figure 3-6. The one-shot mult ivibrator used to develop the on-time of the switching 
t r a n s i s t o r s . 
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grounded, there i s a pos i t ive voltage on the noninverting input of ICl 
from the current monitor which i s proportional to the output current . 
Since CR12 i s now reverse biased, C6 wi l l begin to charge. The time 
in te rva l i t takes for the voltage at the invert ing input to j u s t exceed 
that at the noninverting input i s the on-time for the switching t r ans -
i s t o r s and charging time for LI, and wi l l be referred to as Tp. At the 
end of th i s time, the one-shot w i l l turn off and wait for the next turn-
on command. 
An expression for T^ in equation form can be developed as fo l -
lows. F i r s t , an equivalent c i r cu i t for the input to the 709 operational 
amplifier , ICl, and the charging path for C6 i s modeled in Figure 3-7 
in which the input res is tance to ICl has been named R21. Solving for 
the time required to charge C6 to the value that makes the voltage 
across R21 equals zero w i l l y i e ld : 
- (R12 + R20HR21 + R22)C6 , 
C ~ R12 + R20 + R21 + R22 
§ f i f f ( v i + 0 . 6 ) + V l n + 0 . 6 
i n v l 
(3-23) 
where (R3 + R17|[R18)[| R23 has been named R22, V ln i s the input voltage 
and 
= R23 (0.9 I B 2 ) a ( 3 _ 2 4 ) 
R23 + R3 + R17 || R18 
V2 = 0,2 I B 2 (3-25) 
RI2 + R20 
— V W -
N 
C6 
1 
R23 + -
R3 + RI7IIRI8 
VVA/ 
OUTPUT CURRENT 
MONITOR VOLTAGE 
Figure 3-7. An equivalent circuit of the one-shot multivibrator circuit shown in Figure 3-6 when 
it is in the on state. R21 represents the internal resistance of the operational 
amplifier. 
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The vol tage, 0.9 Ig£> *-n Equation 3-24 i s the voltage appearing at the 
output-current-monitor voltage terminal shown in Figures 3-6 and 3-7 
and i s developed as follows. The current in the second loop of the out-
put f i l t e r i s monitored by a transductor which controls an o s c i l l a t o r . 
The output of the o s c i l l a t o r i s r e c t i f i ed and f i l t e r ed and produces 
0.1 vol t per ampere of current . This s ignal i s amplified by a factor of 
nine and then appears at the output-current-monitor voltage terminal . 
Note that i f the input res i s tance , R21, i s i n f i n i t e , the equa-
t ion for T r reduces to 
(3-26) 
But such i s not the case. Typical input resis tance for a 709 amplifier 
i s 400 Kft and can be as low as 150 Kfl. This large but noninf ini te value 
must be considered as an important factor because K12 i s in the 600 Kfi 
to 900 Kft range. 
E. Energy Dump Time 
The l a s t in te rva l of time to be determined i s that needed for 
the charging inductor to dump. This energy dump time i s cal led TE and 
w i l l be found with the aid of Figure 3-8 which shows only the input 
branch of the output f i l t e r . Due to the re la t ive values of the f i l t e r 
components, most of the current being discharged by LI i s conducted by 
the input branch. As shown, t h i s branch contains a r e s i s t o r , R ^ , to 
represent the small effect ive res is tance and an inductor, Lc-t, to 
represent the effect ive inductance of CI. 
Tc = (R12 + R20)C6 In 
vin + °'6 
V i n " V l 
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+ V IN 
Figure 3-8. The input c i rcu i t ry of the output f i l t e r s tage; 
used to determine the dump time for inductor L l . 
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It was developed in section B covering the charging inductor, and 
indicated by Equation 3-14, that the amount of change in current through 
the inductor for a constant applied voltage, is a function of the length 
of application time. The voltage across the inductor in the present 
circumstances will be ~(VC, + 0.6) volts and will not be constant through-
out the dumping interval due to a small change in V«; however, this does 
not affect the validity of the equation. Therefore, the change in current 
for a small change in time will be: 
(Vr, + 0.6)At 
41(t> Tui) • (3"27) 
Solving for At: 
At = - U-M "•}*> (3-28) 
Vc]_ + 0.6 
A suitable Ai(t) can be chosen by dividing the initial value of the dump-
ing current, which was the final value of the charging current and will 
be known, into small segments. 
In a manner similar to that used in determining the charging 
current, the dump time can be found by using an iterative process. After 
determining a Ai(t), Equation 3-16 can be used to calculate Ll(i) for 
the peak value of the charging current. Using this Ll(i), a At can be 
calculated by Equation 3-28. An expression for Vp, during this time 
will be developed later. Adding Ai(t), a negative number, to the init-
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ial current will give the remaining current which is used to calculate 
the next At. Each time through the iterative process, the remaining 
current through the inductor is determined and used to calculate a new 
value for Ll(i) which in turn is used to calculate a new At. When the 
current has been incremented down to zero the sum of the At's will be 
the total dump time, T„. 
The voltage, V^, across the branch containing CI can now be 
calculated for the interval T„. This voltage will be made up of a large 
constant voltage plus a small ripple voltage. Although its name does 
not explicitly indicate it, Vc-i will be a function of time and as shown 
in Figure 3-9 can be expressed as: 
VC1 = vCl(t> + KCI^ ^ ' iA2< t^ + VLC1 (3"29) 
where: v^Ct) is the voltage across Cl only, 
i(t) is the current dumped by each charging inductor, and 
i^2(t) is the current in the second loop of the filter. 
Since most of the current being dumped goes only into the branch contain-
ing Cl and since the voltage across this branch as well as the output 
voltage is a near constant, i/voCt) changes very little and will be con-
sidered a constant named I^. 
The total current being dumped is four times i(t) and equal to: 
4i(t) - 4(mt + Ip) = Mt + 4 I (3-30) 
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Figure 3-9. The circuit used in determining V„, along with the 
waveform of the dump current of one inductor. 
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where m is the slope of i ( t ) in amperes per second and I p i s the 
peak value of i ( t ) at t = 0+ . 
Considering the slope a constant, v ,^, ( t ) can be wri t ten as : 
C1l v c l ( t ) = - i / [Mt + 4 I - I ^ j d t + v c l ( 0 + ) (3-31) 
where v (0+) is the initial voltage across CI. 
Evaluating the integral yields: 
VCl ( t ) = C^f t2 + (4 XP ' IA2> t] + vCl<0+> (3-32) 
While M is not actually a constant it is near so and an expression for 
it can be found in the interative process developed to calculate T„. 
In that process, a Ai(t) and At were found as the charging inductor 
dumped. Since four such inductors are present: 
M = 4 f <t} . (3-33) 
At 
Thus in the process of calculating the dump time T , V can be calcu-
& Cl 
lated. Each time a At is determined, it is used with the Ai(t) to com-
pute Vr, by the following: 
Ci 
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*c1 = c l [ 2 ^ t 2 + ( 4 I ' ' - l A 2 > t ] + V c l ( 0 + ) 
+ R a [4 i ( t ) - 1^] + VLci . (3-34) 
Before the above equation can be applied, V^  must be known. Consider 
Figure 3-10 which approximates the current flowing through one transistor 
switch, the current being dumped into CI from one charging inductor, and 
the current in one charging inductor. The time interval "^Q££ is the 
turn-off time of the transistor switches and has been exaggerated in 
the drawing. For the transistor switches in the regulator, T f f will 
be less than or near one microsecond depending on the base drive and 
the amount of current being switched. 
As long as the switches are in the process of closing, the 
total voltage across L_i is : 
4 I n V = L c l —-E- (3-35) LC1 0 1 Toff 
if a constant slope for the current is assumed. During T_, shown in 
Figure 3-10, the total voltage across L Q is equal to: 
VLa = LC1 Siigiil (3-36, 
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Kt> 
iLJ(t) 
T c : Charging Time 
T £ : Energy Dump Time 
TQ£f: T r a n s i s t o r t u r n - o f f Time 
Toff 
Figure 3-10. Current waveforms associated with charging 
and discharging LI. The time internal xoff 
has been exaggerated. 
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VL C 1 * 4 LC1 ^  <3-37) 
and will have a negative value. In the computer program, Equation 3-35 
will be used to calculate V, during the first microsecond after the 
charging time, Tc, and Equation 3-37 will be used thereafter. 
Using the equations developed in this chapter, it is now possi-
ble to construct a computer program model of the CBRM. The output volt-
age will be as shown previously in Figure 2-2 on page 7, and can be 
expressed as: 
V0UT = 30.4 - 0.213 I Q U T (3-38) 
where 30.4 is the Thevenin voltage (no-load voltage), 0.213 is the 
Thevenin resistance (effective dc output resistance), and I n n T is the 
output current. 
IV. COMPUTER PROGRAM MODEL 
This chapter contains the listing of a computer program model 
of the CBRM regulator which was developed using the mathematical analy-
sis done in Chapter III. For clarity, the program contains comment 
statements which serve as a guide to the reader. The discussion in the 
following section is given so that the structure of the program will be 
understood. 
A. Program Construction 
In the computer program, the switching times are assigned new 
descriptive names and the text of this chapter, as well as those follow-
ing, will conform to the assignment which is as follows: 
Charging time (Tc): TCHARG 
Dwell time (TD): TDWELL 
Energy dump time (TE) : TDUMP 
Figure 4-1 shows a timing chart for the regulator and starting 
with a given set of initial conditions, the computer program must be 
able to simulate the cyclic process shown in this timing chart. Besides 
the load resistance R^ j some other component values are left as vari-
ables at the beginning of the program to allow changes to be made. 
These components are listed and identified at the beginning of the 
program. 
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figure 4-1. Timing chart showing sequence of the switching times. 
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For a given set of component values, the roots to the current 
equations (3-2 and 3-6) of the output filter are fixed. Since the roots 
are needed to determine the denominators and numerators of the partial-
fraction-expansion forms of these current equations, they are calculated 
at the beginning. To do this, an IBM scientific subroutine called 
POLRT, for POLynomial RooTs, is used. All it requires are the coef-
ficients of the denominators of Equations 3-2 and 3-6. Next in the 
program, the denominators of the partial fraction expansion are calcu-
lated and as indicated in Equation 3-3 and 3-7 they can be complex. 
The above operations occupy blocks one through five in the pro-
gram flowchart shown in Figure 4-2. It is intended that this chart 
show only the major functions to be performed and without details. 
Blocks six through nineteen represent the cyclic action of the 
regulator. The process begins with the output filter in mode Bj the 
transistor switches are off and the charging inductor contains no 
current. The length of time that the transistor switches remain off, 
TDWELL, must be calculated. Once TDWELL is known, CURNT(2) can be cal-
culated at the end of that time and this current can be used to calcu-
late TCHARG. During TCHARG the transistor switches will be on. As 
shown in the timing chart, at the end of TCHARG the switches will turn 
off and the charging inductors will begin to dump, placing the filter 
in mode A. Thus all filter currents and voltages must be calculated 
and used as new initial conditions for equations relating to mode A. 
Also CHARGI, the current through the charging inductor must be calculated. 
The filter will stay in mode A as long as the inductor is dumping. At 
the end of the dump time, TDUMP, the latest values of filter currents 
INITIAL 
CONDITIONS 
ROOTA (filter 
mode A) 
DNOMA(i) 
(mode A) 
ROOTB (filter 
mode A) 
DNOMB(i) 
(mode B) 
CONTINUE 
CNUMB 
(mode B) 
Figure 4-2. 
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9 ' 
10 
1 1 
12 
13 
CKB, RB, u)B, 
aB, 9B 
TDWELL 
CURNT(2),VC1 
CURNT(3),V0UT 
TCHARG 
CURNT(2)9 VCl 
CURNT(3), VOUT 
L2INTI=CURNT(2) 
C1INTV=VC1 
C2INTV=V0UT 
14 
fg» 
15 
17 
18 
19 
CHARGI 
f(TCHARG) 
i 
1 
CNUMA 
(mode A) 
CKA, RAS u>A, 
aA, 8 A 
TDUMP 
CURNT(l) 
CURNT(2) 
CURNT(3) 
VCl 
VOUT 
L1INTI=CURNT(1) 
L2INTI=CURNT(2) 
C1INTV=VC1 
C2INTV=V0UT 
A simplified flowchart of the computer program. 
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and voltages are calculated and used as the initial conditions going 
into mode B. The cycle has been completed. 
B. Program Listing 
A listing of the computer program begins on page 56. First 
there is a glossary of terms to assist in following the program. This 
is followed by a list of comppnents and initial conditions. Following 
the program listing, are the first two pages of a typical printout. 
The computer source program is written in IBM System/360 
FORTRAN IV which is compatible with USA FORTRAN. As stated previously, 
one IBM scientific subroutine, POLRT, is used. In addition, several 
built-in, FORTRAN-supplied mathematical function subprograms are used, 
such as Absolute value (ABS), Exponential (EXP), Natural logarithm 
(ALOG), and Sine (SIN). 
The computer used was an IBM System/360 Model 50. To produce 
the plots given in Chapter VII, arrays to store data points were placed 
within the program and their contents plotted on a Calcomp Plotter. 
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C 
C 
C 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
c 
*$** SWITCHING REGULATOR COMPUTER MODEL **** 
GLOSSARY OF TERMS USED IN THIS PROGRAM 
ALPHAA0 ALPHAS- THE DAMPING FACTORS* EQUAL TO MINUS THE 
REAL PART OF THE OUTPUT FILTER'S ROOTS* 
CHARGI- CURRENT IN THE CHARGING INDUCTOR* Ll. 
CKA,«B- COEFFICIENTS OF PARTIAL FRACTION EXPANSION OF 
CHARACTERISTIC EQUATIONS,* 
CNUMA, CNUMB- NUMERATORS OF CHARACTERISTIC EQUATIONS, 
USED IN FINDING CKA AND. CKBo 
MAGNITUDE OF THE CURRENT THROUGH L2. 
INITIAL VOLTAGE ON Ci* 
ON C2„ 
ON C3. 
THE CYCLES THE REGULATOR HAS 
CURNT2-
C1INTV-
C2INTV-
C3INTV-
CYCLE-
DNOMAc 
K19K2-
L1INTI-
L2INTI-
ENSYIAL VOLTAGE 
INITIAL VOLTAGE 
RUNNING COUNT OF 
GONE THROUGHo 
ONQWB- DENOMINATORS OF CHARACTERISTIC EQUATIONS, 
USED IN FINDING CKA AND CKB* 
CONSTANTS USED IN MODELING SATURATION 
CHARACTERISTIC OF LI. 
INITIAL CURRENT THROUGH Ll« 
INITIAL CURRENT THROUGH L2* 
LIS- ACTUAL INDUCTANCE VALUE OF LI* IT WILL 8E A 
FUNCTION OF THE CURRENT THROUGH IT. 
N- SJBSCRIPT FOR CALCULATED DATA POINTS* BEGINS AT 1. 
MAXC- M&KIWUM NUMBER OF CYCLES PROGRAMMER DESIRES THE 
REGULATOR TO GO THROUGH. 
OMEGAA, 0ME6AB- THE DAMPED NATURAL FREQUENCIES OF THE 
OUTPUT FILTER. EQUAL TO THE POSITIVE 
IMAGINARY PART OF THE OUTPUT FILTER'S 
ROOTS, 
RA, RB- MAGNITUDE OF CURRENTS IN OUTPUT FILTER. 
RQOTA* ROOTB- ROOTS OF CHARACTERISTIC EQUATIONS OF 
OUTPUT FILTER*, 
T- TIHEo 
TCHARG- TIME FOR INPUT INDUCTOR* Ll» TO CHARGE. 
THETAA* THEYA0- PHASE ANGLE OF CURRENTS IN OUTPUT 
FILTER. 
ACCUMULATED TIME., EQUALS SUM OF ALL TDWELLS, 
TCHARGSs AND TDUMPS* 
TIME FOR INPUT INDUCTOR? LI 9 TO DUMP. 
REGULATOR D&ELL TIME. DURING THIS INTERVAL, THE 
TRANSISTOR SWITCHES ARE OFFo 
VOLTAGE ACROSS THE INPUT CAPACITOR 9 CI. OF THE 
OUTPUT FILTER* 
TTOTAL-
TDUMP-
TDWELL-
VCI-
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C VCURNT- THE VOLTAGE AT THE NEGATIVE INPUT OF IC2-A16, 
C A COMPATATOR CIRCUIT WHICH DETERMINES TDWELL. 
C VIN- REGULATOR INPUT VOLTAGE. 
C VOUT- REGULATOR OUTPUT VOLTAGE. 
C 
DIMENSION C0F(4),XC0F<5)tR00TI(4»,R00TR<4),CURNT<3) 
DIMENSION RA(3t2)*ALPHAAf2)»THETAA(3,2)*0MEGAA(2) 
DIMENSION RB<3»2)tALPHAB(2)*THETAB(3»2)*0MEGAB(2) 
COMPLEX R00TAC4)tCKA(3t4l,CNUMA(3,4).DN0MA<4l,S 
COMPLEX R00TB<4)tCKB(3t4),CNUMB(3,4JfDN0MB<4) 
COMPLEX CMPLX 
REAL LlINTI,L2INTI«LltL2*LlS,Kl,K2fLCl,IDUMP 
INTEGER CYCLE 
C 
C 
C COMPONENT VALUES. 
C 
CI = 2640.0E-06 
C2 * 880.0E-06 
C3 = 180.E-6 
C6 = 1.1E-9 
LI = 48.0E-06 
L2 = 480.0E-06 
LCI » 0.003E-06 
Rl = 85.OE 03 
R2 = 4.99E 03 
R3 = 15.22E 03 
R12 = 750.OE 03 
R20 •' 50.OE 03 
R21 = 400.OE 03 
R22 = 7.84E 03 
RD = 1.0E-03 
RL = 4.00 
RL1 - 10.0E-03 
RL2 = 60.0E-03 
RC1 * 10.0E-03 
RC2 = 10.0E-03 
C 
C INITIAL VOLTAGES AND CURRENTS. 
C 
VD = 0.6 
VIN = 60.00 
ClINTV * 29.50 
C2IMTV = 29.50 
L1IMTI * 0.0 
C THE F3LL0WING IS AN APPROXIMATION FOR L2INTI AND C3INTV. 
L2IMTI » C2INTV/RL 
C3INTV = Q.90*R2/(RH-R2)*L2INTI 
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VC1 = C1INTV 
VClRNT = C3INTV 
CURNT2 • A B S ( L 2 I N T I » 
C 
CYCLE » 0 
MAXC * 500 
N = I 
T = 0 . 0 
TT0TAL = 0 - 0 
K l * 0 . 7 0 E - 0 6 
K2 = 1 . 0 8 
C 
WRITE<6,380» V I N 
W R I T E J 6 . 3 9 0 ) PL 
C 
C DETERMINE 
C 
X C O F ( i ) 
X C 0 F ( 2 ) 
£ 
£ 
X C O F U I 
£ 
£ 
£ 
£ 
X C 0 F ( 4 ) 
£ 
£ 
XC0F(5) 
XC0FA1 
XC0FA2 
XCOFA3 
XC0FA4 
XCOFA5 
C 
W R I T E ( 6 , 4 0 0 > 
WRITE<6,410> 
WRIfE<6,420> 
C 
M = 4 
CALL P 0 L R T ( X C O F , C 0 F , M , R 0 0 T R , R O 0 T I , I E R J 
DO 1 0 0 1 = 1 ,4 
ROOT AC I ) = C M P L X ( R O O T R { I ) , R Q O T i m ) 
W R I T E ( 6 , 4 3 0 > I , R O O T R C I > , R O O T I t l ) 
100 CONTINUE 
DO 130 1 = 1 , 4 
S = ROOTAU) 
ROOTS OF F I L T E R , 
= RL+RL2+RL1+RD 
= L l * L 2 * C l * ( R C l * R L 2 * « R L l + R D ) * R C H - < R L H - R D ) * R L 2 
•RL*RC1«-RL*(RLH-RD))*C2*<RL*RC2«-RL*RL2«-RC2* 
R L 2 * R L * ( R L 1 + R D ) * R C 2 * ( R L 1 * R D ) ) 
= C 2 * L 2 * ( R L * R C 2 » * C 2 * L l * « R L + R C 2 ) + : i * L l * ( R L + R C l 
• R L 2 ) + C 1 * L 2 * ( R C H - R L 1 * R D ) * C 1 * C 2 * < R L * R C 1 * 
RC2* -RL*RL2*RCH-RCI*RC2*RL2+RL*RC1* (RL1 + RDJ 
• R L * R : 2 * I R L l « - R O > + R L * R L 2 * < R L H - R D ) + R C l * R C 2 * 
<RLH-RD)«-RC2*RL2*(RL1«-R0>I 
= C 1 * L 1 * L 2 * C 1 * C 2 * L 1 * < R L * R C 1 * R L * R C 2 + R L * R L 2 + 
RC1*RC2«-RC2*RL2 I+C1*C2*L2*<RL*RC1*RL* (RL1+ 
R0I*RC1*RC2+RC2*<RL1+RD>J 
« C l * C 2 * L l * L 2 * ( R L + R C 2 > 
X C O F ( l ) 
X C 0 F ( 2 ) 
XC0FC3) 
X C 0 F ( 4 ) 
X C 0 F ( 5 ) 
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DNO*A< I ) = 
K = 0 
l i O K = K«-l 
IF( K . E Q . 
IF( K . G T . 
ONOMA(I) = 
GO TO 110 
120 CONTINUE 
130 CONTINUE 
XC0FU1 
XC0F(2) 
XC0F(3) 
e 
XC0FC4) 
XC0F(5» 
XC0FC5) 
I ) GO TO 110 
4 ) GO TO 120 
DNOMAU)*<S-ROOTAtK)) 
= 1 . 0 
C2*RL+C2*RC2*C1*RL*C1*RC1*-C1*RL2 
C1*L2+CI*C2*RC1*RL*C1*C2*RC1*RC2«-C1*C2*RL2* 
RL*C1*C2*RL2*RC2*C1*C2*RC2*RL 
Cl*C2*L2*RL+C1*C2*L2*RC2 
0 . 0 
WRITE(6,400» 
WRITE<6,440> 
WRITE<6,420* 
M » 3 
CALL POLRT(XC0F,C0F,M,ROOTR,ROOTI,IER) 
DO 140 1 = 1 , 3 
RQOTBU) = CMPLX(RO0TR(I) ,R00TI(I)» 
WRITE(6,430) I.ROOTRCI).ROOTI(I) 
140 CONTINUE 
00 1 7 0 1 = 1 , 3 
S * ROOTB(I) 
DNOMB(I) = XC0FI4) 
K = 0 
150 K = K+l 
IF ( K .EQ. 
IF( K . G T . 
ONOMB(I) = 
GO TO 150 
1 6 0 CONTINUE 
170 CONTINUE 
I ) GO TO 150 
3 I GO TO 160 
DNOMBC n*CS-ROOTB(K)) 
WRITE(6,450) 
WRITE(6,460} 
WRITE(6,470J 
WRITE<6,480) 
CIINTV.LIINTI 
C2INTV.L2INTI 
C3INTV 
C 
C 
C 
C 
ISO CONTINUE 
WITH STATEMENT 180, THE REGULATOR CYCLE BEGINS. 
CYCLE EQUALS THE CYCLE NUMBER THE REGULATOR IS ABOUT 
TO GO THROUGH. 
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CYCLE » CYCLE+1 
WRITE(6,490) CYCLEtTTOTAL 
C 
DO 190 1=1,3 
S = ROOTB(I) 
190 CNUMB(2,I) = S**2*(C1*C2*(RL*RC2)*L2*L2INTI)*S*(C1* 
£ L2*L2INTI*C1*C2*((RL+RC2)*C1INTV-RL* 
6 C2INTV))+C1*C1INTV 
DO 200 I = 1 ,3 
S * ROOTBU) 
200 CNU«*B(3,I» » S**2*(Cl*C2*(L2*C2INTV*RC2*L2*L2INTin+S* 
& <C1*C2*URC1«-RL2)*C2INTV+RC2*C1INTV)+Cl 
£ *L2*L2INTI>MC1*C1INTV+C2*C2INTV) 
C 
C NOW CALCULATE THE COEFICIENTS, FREQUENCIES AND 
C DAMPING FACTORS OF THE LOOP CURRENTS WHILE THE 
C FILTER IS IN MODE B. 
C 
DO 240 I = 2 , 3 
DO 2 30 J = 1,3 
IF ( AIMAGCROOTB(JI) ) 2 3 0 , 2 2 0 , 2 1 0 
210 C K B ( I , 1 ) = CNUMB(I,J)/DNOMB<J) 
R B U , 1 > * CA6S(CKB(1,1) ) 
TOPS = A IMAG(CKB( I ,D ) 
BOTB = R E A U C K B U t l M 
THETABCI, i ) = ATAN2(T0PB,B0TB) 
OMEGAS!1) = AIMAG(ROOTB(J>) 
ALPHA8U) = -REAL(ROOTBU)) 
GO TO 230 
220 C K B ( I , 2 ) - CNUMBU.JI/ONOMBU) 
R B ( I , 2 I = CKBU,2» 
ALPHABI2) = -ROOTB(J) 
230 CONTINUE 
240 CONTINUE 
C 
C NOW CALCULATE TDWELL. 
C 
TDWELL = UVCURNT*(7 .5E3*R3) -15 .0*R3> /7 .5E3«-VCU 
6 *C1/CURNT2 
I F ( TDWELL . L T . 0 . 0 ) TDWELL-0.0 
T = TOWELL 
C 
C NOW CALCULATE THE FILTER CURRENTS AND VOLTAGES 
C DURING TDWELL. 
C 
HH = THETAB(2, l ) -ATAN2(CMEGABm,-ALPHAB(in 
SQB = SQRT(ALPHAB(1)**2+0MEGAB(11**2) 
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DTI = T / 5 . 0 
CURMT(l) = 0 . 0 
DO 250 K= 1,5 
T = FL0AT<K)*DT1 
C 
CHARGI = 0 . 0 
CUPVJT(2J = 2 . *RBt2 , l ) *EXP<-ALPHAB( l ) *T) *C0S(DMEGAB( l ) 
£ *T«-THETAB<2,in+RB(2»2)*EXP<-ALPHAB(2)*T> 
CURNTO) = 2.*RBC3,1)*EXP<-ALPHAB<1I*T>*C0S<0MEGAB<1) 
£ *T«THETAB(3,1I>*RB<3,2)*EXP<-ALPHAB<2)*T) 
VC1 = -1 /C1* !2*RB<2.1 ) *EXP( -ALPHAB<1)*T! /SQB* 
£ C0S(0MEGAB( 1 ) *T+HH)*RB(2 ,2» /<-ALPHAB<2M* 
£ E X P ( - A L P H A B ( 2 ) * T | l + 1 . 0 / C l * ( 2 . 0 * R B ( 2 , l ) / 
£ SQB*C0S(HH)*RB(2 ,2J /< -ALPHAB(2m*Cl INTV-
£ RC1*CURNT<2) 
V0UT = RL*CURNT<3) 
TTOTAL » TT0TAL+DT1 
N = N + l 
250 CONTINUE 
C 
WRITEt6,500» TDWELL 
WRITE(6,510) CURNT(I),CHARGI 
WRITE<6,520> CURNT(2),VC1 
WRITE(6,530) CURNTC31.V0UT 
C 
C 
C NOW CALCULATE TCHARG. 
C 
VI = 0«20*CURNT2 
THING = (<R12+R20)/fR21*R22)*fVl*0«6)+VIN+0»6)/(VIN-Vl) 
TCHARG * (R12+R20 >*<R2H-R22)*C6/ (R12*R20*R2l*R22) 
£ *AL0G(THING) 
C 
C NOW CALCULATE THE FILTER CURRENTS AND VOLTAGES 
C DURING TCHARG. 
C 
CHARGI * 0 . 0 
T = TCHARG 
TOLD * 0 . 0 
Tl = 0.0 
K * 1 
DT2 • T / 5 0 . 0 
DO 260 1=1*50 
LIS = 4.0*<L1-K1*CHARGI**K2) 
DELI = VIN*DT2/L1S 
CHARGI = CHARGI*DELI 
T i = T1+DT2 
IF ( I . E O . 1 J GO TO 2 5 5 
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IF( I .NE. 10*K ) GO TO 260 
K = K*l 
255 CONTINUE 
T * TOWELL+Tl 
CURNT<2) * 2**R8(2,IJ*EXP(-ALPHAB<1l*T)*C0SI3MEGAB<1) 
£ *T*THETAB(2tl)l*RBI2t2J*EXP(-ALPHAB(2)*T) 
CURMTO) = 2.*RBC3,l)*EXP<-ALPHAB<n*T>*C0S<0MEGABm 
£ *T+THETAB<3,11)+RB<3,2)*EXP<-ALPHAB<2)*T) 
VC1 » -1/C1*(2*RB(2,1I*EXP<-ALPHABU)*TI/SQB* 
£ COS(OMEGAB(l)«T*HH)+RB(2f2)/<-ALPHAB(2)»* 
£ EXP(-ALPHAB(2)*T)I*1.0/C1*(2.0*RB<2,1)/ 
£ SQB*C0SCHH)*RB<2,2)/<-ALPHAB(2)))*ClINTV-
£ RCl*CURNTI2> 
VOUT a RL*CURNT<3) 
TTOTAL = TT0TAL+T1-T0LD 
TOLD = Tl 
N = N*l 
260 CONTINUE 
CUR^T2 = ABS1CURNTC2I) 
VCU*NT • 0.90*CURNT2*R2/(RH-R2)-(0.90*CURNT2*R2/(R1 
£ •R2)-C3INTV)*EXP<-(R1*R2)/<R1*R2*C3)*T) 
C 
WRITE<6,540) TCHARG 
WRITE(6,510) CURNT<1),CHARGI 
WRITE(6,520> CURNT(2)fVCl 
WRITE<6,530> CURIMTC 3) tVOUT 
C 
C UPDATE INITIAL CONDITIONS. 
C 
L1IMTI = 4.0*CHARGI 
L2I^ JTI = CURNTI2) 
CilMTV * VC1*RCI*CURNT<2) 
C2INTV * VOUT 
C3IMTV .» VCURNT 
CURNT1 * CHARGI 
CHA^GI = 0.0 
C 
C NOW THE INPUT INDUCTOR HAS BEEN CHARGED AND IS GOING TO 
C DUMP AND THE FILTER WILL BE IN MODE A. 
C 
DO 270 1*1,4 
S = ROOTA(I) 
270 CNUMA(1,I) « S**3*<C1*C2*L2*(RL+RC2)*Li*LIINTII+S**2*( 
£ Cl*L2*Ll*LiINTI«-Cl*C2*(RL*RCH-RL*RC2*-RL* 
£ RL2+RCl*RC2+RC2*RL2)*Li*LUNTI-Cl*C2*L2* 
£ <RL+RC2)*CIINTV-CI*C2*L2*(RL+RC2)*VD+Ci* 
£ C2*(RL*RC1>RCI*RC2I*L2*L2INTI)+S*(C2*(RL 
£ • RC2»*H*LUNTH-Ci*RL*Ll*LlINTH-Cl*(RCH-
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£ RL2I*L1*LIINTI-C1*L2*CIINTV-C1*C2*(RL*RC2 
£ •RL*RL2*RC2*RL2)*C1INTV-C1*L2*VD-CI*C2*< 
£ RL*RCH-RL*RC2«-RL*RL2+RC1*RC2+RC2*RL2)*VD 
6 +C2*(RL+RC2>*L2*L2INTH-C1*RC1*L2*L2INTI-
£ Cl*C2*RCi*RL*C2INTV)*(Ll*LlINTH-L2* 
£ L2INTI-C1*<RL*RL2)*C1INTV+C2*(RL*RC2)*VD 
£ -C1*IRL+RCH-RL2)*VD-C2*RL*C2INTV) 
£ - ( -VD/CRL+RL2+RLH-RD))*<S**3* 
£ XC0FA5«-S**2*XC0FA4*S*XC0FA3+XC0FA2) 
DO 2 8 0 1 = 1 , 4 
S = ROOTAU) 
280 CNU^A(2,II = S**3*{Cl*C2*Ll*(RL+RC2)*L2*L2IMTI)+S**2* 
£ <Cl*Ll*L2*L2INTH-Ci*C2*Ll*(RL+RC2>*CUNTV 
£ -CI*C2*L1*RL*C2INTV+C1*C2*(RL*RC1*RL*(RL1 
£ •RD>+RC1*RC2+RC2*(RL1+RD))*L2*L2INTH-C1* 
£ C2*RC1>MRL*RC2)*L1*L1INTI>+S*<C2*(RL+RC2 
£ )*L2*L2INTH-C1*<RC1*RLH-RD)*L2*L2INTH-C1 
£ *C2*<RL*CRLH-RD)*RC2*<RL1+RD>»*C1INTV-C1 
£ *C2*<RL*RCl+RL*<RLl+RD>)*C2INTV+C2*(RL+RC2 
£ )*L1*L1INTH-C1*RCI*LI*L1INTI-C1*C2*RCI*< 
£ RL*RC2l*VD*Ci*Ll*ClINTV)+<Ll*LiINTI+L2* 
£ L2INTI-C2*RL*C2INTV+C1*IRL1*RD)*C1INTV-C2 
£ *<RL«-RC2»*VD-C1*RCI*VD» 
£ -<-VD/(RLl*RD«-RL2*RL>)*(S**3* 
£ XC0FA5*S**2*XC0FA4*S*XCOFA3+XCOFA2) 
00 2 9 0 I = l t 4 
S = ROOTAU) 
290 CNU1A(3»I> = S**3*<CI*C2*L1*L2*C2INTV>C1*C2*L1*RC2*L2 
£ *L2INTIH-S**2*<CI*C2*L1*(RC1+RL2>*C2INTV 
£ •Ci*Ll*L2*L2INTH-Cl*C2*Ll*RC2*CHNTV*Cl*C2* 
£ L2*<RCi«-RLl*RD)*C2INTV«-Cl*C2*(RCl+RLl+RD) 
£ *RC2*L2*L2INTI+C1*C2*RC1*RC2*L1*L1INTI) + 
£ S*(C2*L2*C2INTV*C2*RC2*L2*L2INTI*C2*L1* 
£ C2INTV*C1*LI*C1INTV*C1*C2*<RC1*RL2+RC1*<RLI 
£ •RD)+RL2*CRL1+RDI)*C2INTV+C1*<RCi+RLl+RD)* 
£ L2*L2INTI+C1*C2*RC2*IRL1+RD)*C1INTV+C2*RC2* 
£ L1*L1INTI+C1*RC1*L1*L1INTI-C1*C2*RC1*PC2* 
£ VD)*(Li*LlINTI>L2*L2INTI+C2*RL2*C2INTV+C2 
£ *<RL1+RD)*C2INTV+C1*(RL1+RD)*C1INTV-C2* 
£ RC2*VD-C1*RC1*VD» 
£ - I -VD/ (RL1*RD*RL2+RLI ) * ( S**3*XC0FA5«-S**2* 
£ XC0FA4+S*XCOFA3*XCOFA2» 
NOW CALCULATE COEFICIENTS, FREQUENCIES AND DAMPING FACTOR 
OF THE LOOP CURRENTS WHILE THE FILTER I S I N MODE A. 
DO 3 4 0 I » 1 . 3 
K = 1 
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DO 330 J = l , 4 
IF( AIMAG(ROOTA(J)) ) 330 ,330 ,300 
300 GO TO <310, 320) ,K 
310 C K A ( I , 1 ) = CNUMAII,J)/DNOMA(J) 
R A ( I , 1 ) = CABS(CKA( I ,1 ) ) 
TOPA = AIMAGICKAC 1,1)) 
BOTA » REAL(CKAU,1) ) 
THETAAU. l ) - ATAN2(T0PA,B0TA) 
K = 2 
I F ( I .GT. 1) GO TO 330 
OMEGAA(l) = AIMAG(R00TA(J)) 
ALPHAAtl) = -REAL(ROOTAU)) 
GO TO 330 
320 C K A ( I , 2 ) - CNUMACI,J)/DNQMACJ) 
R A ( I , 2 ) » CABS(CKA(1,2) ) 
TOPA = AIMAGICKAf 1 , 2 ) ) 
BOTA = REAL(CKA( I ,2 ) ) 
THETAA(I,2> • ATAN2<TOPA,BOTA) 
I F U .GT. 1 ) GO TO 3 3 0 
0MESAAC2) = AIMAG(RDOTA{J>) 
ALPHAA(2) * -REAHROOTA(J)) 
330 CONTINUE 
340 CONTINUE 
C 
C NOW CALCULATE TDUMP. 
C 
K * 1 
T2 = 0.0 
DT3 = 0.0 
TOLD = 0.0 
DELI = CURNT1/40.0 
DO 360 1=1,41 
LIS = 4.0*U1-K1*CDELI*<41-I))**K2) 
T2 = T2+DT3 
DT3 = DELI*L1S/<VCI*0.6) 
IF( 1-1 .LE. 2 ) GO TO 350 
IF* (1-1) .NE. K*5 ) GO TO 360 
K = K*l 
350 T = T2 
TDUMP = T 
C 
C NOW CALCULATE FILTER CURRENTS AND VOLTAGES WHEN THE INPUT 
C INOUCTOR BEGINS TO OUHP. 
C 
CURNTCi) = 4,0*<DELI*C41-I)) 
IDUMP = CURNTCI) 
CURNT(2) * 2.*RA<2,1)*EXP(-ALPHAA<1)*T)*C0S<0MEGAA<1)*T+ 
£ THETAAI2,1))*2.*RA(2,2)*EXP(-ALPHAAI2)*T)*C0S 
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& (OMEGAA(2S*T*THETAA<2,2) >-VD/<RL1*RD+RL2+RLI 
CURYTOJ = 2.*RA<3,1»*EXP<-ALPHAA<1)*T)*C0S(3MEGAA(1)*T* 
£ THETAA(3 , l )» *2 . *RA(3 ,2 l *EXP( -ALPHAA(2) *T ) *CDS 
& (0MEGAA12)*T+THETAA(3,2))-VD/<RLI + RD + RL2+RL) 
VLCl = - L C 1 * 4 . 0 * D E L I / D T 3 
I F ( T . L T . 2 .OE-06 ) V L C i = L C i * L l I N T I / 1 . 0 E - 0 6 
VCi = 1 . 0 / C 1 * ( - 4 . 0 * D E L I / ( 2 . 0 * D T 3 J * T * * 2 * < L I I N T I -
£ CURNT<2»)* r i *C l INTV*RCl* (CURNTm-CURNT(2)>+VLCl 
VOUT m RL*CURNT<3) 
TTOTAL » TTOTAL+T-TOLD 
TOLD = T 
N = N+l 
360 CONTINUE 
C 
CUR^T2 * ABS(CURMT(2)1 
VCU*NT » 0 .90*CURNT2*R2/(RH-R2)-<0.90*CURNT2*R2/(R1 
£ +R2) -C3 INTV)*EXP( -<RH-R2) /<R1*R2*C3)*T) 
C 
WRITE(6t550> TDUMP 
WRITE(6,510) CURNT(1),CHARGI 
WRITE(6,520» CURNT(2)tVCl 
WRITEC6,530> CURNT(3),VOUT 
C 
C UPDATE INITIAL CONDITIONS. 
C 
L1INTI • CURNTC1) 
L2HTI * CURNT(2) 
C1INTV = VCi*RCl*CURNT<2) 
C2IMTV = VOUT 
C3INTV = VCURNT 
C 
C 
C THE CHARGING INDUCTOR HAS DUMPED AND THE LATEST FILTER 
C CURRENTS AND VOLTAGES HAVE BEEN CALCULATED. NOW RETURN 
C TO STATEMENT 180 AND START ANOTHER CYCLE OR END. 
C 
IF( CYCLE .GE. MAXC ) GO TO 370 
GO TO 180 
370 CONTINUE 
C 
380 FORMAT!'2«,25X,'INPUT VOLTAGE * VIN * %F11.4) 
390 F0RMAT('0',25X,'LOAD RESISTANCE = RL = SF10.4) 
400 FORMAT<•-',///,17X,'THE FOLLOWING ARE THE ROOTS TO', 
£ • THE OUTPUT FILTER') 
410 FORMAT*' »,16X,'WHILE IT IS IN MODE A.•I 
420 FORMAT!'-',34X,'REAL PART't7X,•IMAG PART*I 
430 FORMAT! »0',23X,»ROOT<SI1»') = »,E12.5,4X,Ei2.5) 
440 FORMAT!• »,16X,'WHILE IT IS IN MODE B. • > 
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450 
460 
470 
480 
490 
500 
510 
520 
530 
540 
550 
FORMAT* 
FORMAT* 
FORMAT* 
FORMAT* 
FORMAT* 
6 • 
FORMAT* 
FORMAT* 
FORMAT* 
FORMAT* 
FORMAT* 
FORMAT* 
_ • 
tl8X,'STARTING 
,21X,«C1INTV * 
•C2INTV » 
•C3INTV = 
21X, 
21X, 
INITIAL CONDITIONS*) 
••Ell.4,4X,»LiINTI = 
•,Ell.4,4X,'L2INTI = 
•,EU.4,///) 
• ,Ell.41 
• , F 11. 4 ) 
0«.15X.'BEGINNING CYCLE NUMBER ••IttSX, 
TTOTAL = ',£11.41 
0»,21X,'VALUES AT THE END OF TDWELL = »,E11.4) 
•»25X,»CURNT*l) = ',E11.4,2X,'CHARSI = •,E11.4) 
',25X,'CURNT*2> « •9E11.4,5X,•VC1 = ',Eil.4l 
',25X,»CURNT*3» = • .EU.4.4X,'VOUT = •,Eil.4) 
0S21X,'VALUES AT THE END OF TCHARG = ••E11.4) 
0'»21Xf'VALUES AT THE END OF TDUMP = ••Ell.4) 
STOP 
END 
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INPUT VOLTAGE = VIN = 60 .0000 
LOAD RESISTANCE = RL = 4 ,0000 
THE FOLLOWING ARE THE ROOTS TO THE OUTPUT FILTER 
WHILE IT IS IN MODE A. 
* 0 0 T ( 1 ) = 
R00T(2> = 
R00TI3) * 
R00T(4) = 
REAL PART 
-0.21639E 03 
-0.21639E 03 
-0.22736E 03 
-0.22736E 03 
IMAG PART 
- 0 . 1 4 3 8 5 E 04 
0.14385E 04 
-0 .29852E 04 
0.29852E 04 
THE FOLLOWING ARE THE ROOTS TO THE OUTPUT FILTER 
WHILE IT IS IN MODE 8 . 
ROOT(l) = 
R00T(2) » 
*00T<3) = 
REAL PART 
-0.70653E 02 
-0.18967E 03 
-0.18967E 03 
IMAG PART 
0 .0 
- 0 .17690E 04 
0.17690E 04 
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STARTING I N I T I A L CONDITIONS 
C1INTV = 
C2INTV = 
C3INTV = 
0 . 2 9 50E 02 
0 . 2 9 5 0 E 02 
0 . 3 6 8 1 E 00 
L 1 I N T I 
L 2 I N T I 
0 . 0 
0 . 7 3 7 5 E 01 
BEGINNING CYCLE NUMBER TTOTAL - 0 . 0 
VALUES AT THE END OF TDWELL = 0 . 6 2 6 3 E - 0 4 
C U R N T ( l ) = 0 . 0 CHARGI = 0 . 0 
CURNT(2) = 0 . 7 2 9 7 E 0 1 VC1 = 0 . 2 9 2 5 E 02 
CURNT(3) = 0 . 7 3 7 4 E 0 1 VOUT = 0 . 2 9 5 0 E 02 
VALUES AT THE ENO OF TCHARG = 0 . 2 9 6 7 E - 0 4 
C U R N T ( l ) = 0 . 0 CHARGI = 0 . 1 0 0 8 E 02 
CURNT(2) = 0 . 7 2 5 2 E 0 1 VC1 = 0 . 2 9 1 7 E 02 
CURNTJ3) = 0 . 7 3 7 3 E 0 1 VOUT = 0 . 2 9 4 9 E 02 
VALUES AT THE END OF TDUMP = 0 . 5 8 7 2 E - 0 4 
C U R N T ( l ) = 0 . 0 CHARGI = 0 . 0 
CURNT(2J = 0 . 7 2 1 5 E 0 1 VCI « 0 . 2 9 5 0 E 
CURNT(3) = 0 . 7 3 7 1 E 0 1 VOUT • 0 . 2 9 4 8 E 
02 
02 
BEGINNING CYCLE NUMBER TTOTAL = 0.1510E-03 
VALUES AT THE END OF TDWELL = 0.6337E-04 
CURNT(l).« 0.0 CHARGI = 0.0 
CURNT(2> = 0.7150E 01 VC1 = 0.2933E 
CURNT(3) « 0.7367E 01 VOUT = 0.2947E 
0 ? 
02 
VALUES AT THE END OF TCHARG * 0 . 2 9 2 2 E - 0 4 
C U R N T ( l ) = 0 . 0 CHARGI = 0 . 9 9 1 2 E 01 
CURNT(2) = 0 . 7 1 1 3 E 0 1 V C i = 0 . 2 9 2 5 E 02 
CURNT(3) « 0 . 7 3 6 5 E 0 1 VOUT = 0 . 2 9 4 6 E 02 
VALUES AT THE ENO OF TDUMP 
C U R N T ( l ) • » 
CURNT{2) = 
CURNT(3> = 
0.0 
0.7090E 
0.7360E 
01 
01 
0.5771E-04 
CHARGI = 
VCI = 
VOUT = 
0.0 
0.2956E 02 
0.2944E 02 
BEGINNING CYCLE NUMBER TTOTAL = 0.30135-03 
V. THE AC OUTPUT IMPEDANCE 
It is possible to calculate the ac output impedance of a regu-
lator as a function of frequency and use the result to obtain an insight 
into the regulation of the system. The regulator's output stage is a 
low^pass filter usually composed of one or more ir-filter sections each 
of which is composed of inductors and capacitors having some series 
equivalent resistance. The output impedance will exhibit resonances, 
or zeros and poles of impedances, at certain frequencies. At the poles, 
the impedance of the filter becomes relatively large and may reach a 
value that will lead to poor voltage regulation. Thus, a design require-
ment is to choose component values that will place the resonance points 
outside the range of any frequencies that might be introduced by fluctu-
ating loads. 
One common method of calculating the ac output impedance is to 
inactivate all independent sources and mathematically apply a test 
voltage, vT(f,t), at the output. The scripts (f,t) indicate that the 
voltage vT(f,t) will be a function of frequency and time. The ac out-
put impedance is equal to the ratio of the phasor equivalents of the 
voltage applied at the output and the resulting current. When linear 
feedback signals are present in the regulator, they must be accounted 
for by realizing that they are dependent sources and must be included 
in calculating the output Impedance which can be done by using linear 
analysis techniques. 
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When nonlinearities are present, analysis becomes more compli-
cated and often leads to tedious calculations which force one to seek 
appropriate simplifications. Consider now the CBRM regulator which has 
two sources of nonlinearity as shown in Figure 5-1, a simplified model 
of the regulator. The nonlinearities are due to the switching modulator 
and the circuitry that generates a feedback voltage, FB^, proportional 
to the absolute magnitude of the current in the second loop of the out-
put filter. In this system then, an unrestricted linear analysis can-
not be used due to the presence of frequencies, other than the original, 
produced by these nonlinear devices. Rather than perform a nonlinear 
analysis on the CBRM regulator, a piecewise-linear analysis will be done. 
To justify this, it will be shown that the influence of the nonlinear 
feedback signal, FB2, becomes negligible when the frequency of v_(f,t) 
exceeds a low-frequency range, and it will also be shown that the switch-
ing modulator can be linearly modeled. In this manner, a restricted 
model will be produced for which the ac output impedance will be develop-
ed. Before covering the nonlinear feedback path, the switching modu-
lator will be discussed. 
Since the switching frequency is much higher than the cutoff 
frequency of the output filter, it is assumed that the ripple components 
reaching the feedback connections are small and any ripple components 
reaching the input to the modulator can be neglected. With this assump-
tion, the output voltage of the switching modulator can be replaced by 
its average value as far as its effect on the output and feedback volt-
age is concerned. As discussed in Chapter II, the average value of the 
switching modulator output voltage is a function of its duty cycle which 
FBi 
®* FB : i 
Cutoff ot 0.2 Hz 
SWITCHING MODULATOR 
r - I LI R 
Currtnt 
tn/r Stntor 
Figure 5-1. A simplified nonlinear model of the regulator. 
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in turn is a function of the modulator's input voltage. Based on the 
above discussion, the switching modulator can be modeled as a voltage-
controlled voltage source to obtain the linear model shown in Figure 
5-2. The Justification for eliminating the nonlinear feedback path will 
now be given. 
Considering the nonlinear feedback path in Figure 5-1, the 
feedback signal, FB2, is a voltage resulting from monitoring the magni-
tude of the current in the second loop of the filter. The path gain, A3, 
has a value of approximately 0.55 and a cutoff frequency of approximately 
0.2 Hz. The feedback signal FB is a voltage proportional to the voltage 
v and is summed with a fraction of the reference voltage. The gains 
A. and A« are produced by a voltage divider network and have values of 
approximately 0.67 and 0.33, respectively. 
For frequencies greater than ten times the cutoff frequency, 
0.2 Hz, the feedback signal FB„ becomes small and its influence on the 
system is negligible when compared with FB... Since vc will be large at 
low frequencies, FB. will be large. At higher frequencies, FB- will 
decrease but so will FB-. Thus, FB will have the dominant influence 
once the cutoff frequency of the FB„ path is exceeded. However, note 
that there is a high frequency range reached for which all feedback will 
be negligible and the output impedance will be determined by the resist-
ance and inductance of the capacitor in the filter's output branch. 
This is true since the capacitors offer little impedance and the induct-
ance of L2, a filter inductor, is many times greater than Lc„ which is 
the small series equivalent inductance of C2. If the frequency of 
vTCf>t) is restricted to values greater than the 0.2 Hz cutoff value, 
Lu 
^v\^_-vbv-
1
 <6 
^ V W - \ ^ 
iT(f,t) 
f>2.0Hz 
Figure 5-2. A restricted simplified linear model of the regulator. 
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the nonlinear feedback path can be neglected leaving the linear system 
shown in Figure 5-2. 
Before the ac output impedance can be calculated for the restrict-
ed linear model, the value of A, must be determined. To do this, it is 
recalled from Chapter II that the purpose of the current monitor and 
associated circuitry was to force a reduction in output voltage as a 
function of output current. The resulting characteristic is shown in 
Figure 5-3. This response, good for slow changes in load current, yields 
an effective dc resistance of 213 milliohms. Using this value and solv-
ing ratio v.p(0,t)/i<£(0,t) produces a value of approximately 100 for A,. 
Now solving for the ac output impedance, Z(u), of the circuit 
in Figure 5-2 yields: 
B1B4(B2 + B3) + B2B3B4(1 + K) 
Z ( W ) =
 B±(h2 + B 3 + B4) + B2(B3 + B4)(l + K) ^ " ^ 
where K = A-A, 
»x = \ ± + j«oLl 
B2 = RC1 + j(t0LCl " 1/u)C1) 
B3 = *L2 + Ja>L2 
and B, = Rc2 + j (u)Lc2 - l/u)C2) 
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OUTPUT 
VOLTAGE 
(VOLTS) 
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0 
. ^ 3 0 . 4 VOLTS 
~T5R^ 
. 1 1 — — i — — 
27.1 VOLTS 
^ ~ 15.5 AMPS 
1» 
10 15 20 
OUTPUT CURRENT (AMPS) 
Figure 5-3. The output voltage/output current characteristic showing 
the programmed slope. 
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The magnitude of the ac impedance was calculated and plotted 
for a range of frequencies and is shown in Figure 5-4. Also shown on 
the same plot is the magnitude of the impedance due just to the output 
filter, i.e.* with no feedback. 
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Figure 5-4. Magnitude of ac output impedance as a function of frequency. 
VI. POWER SHARING 
Now that the single regulator has been modeled and analyzed, a 
study will be made of the complete power system in which eighteen such 
regulators are paralleled and are under the control of a power sharing 
feedback network. 
It was found in the previous analysis that the Thevenin voltage 
of the regulator was approximately 30.4 volts and the Thevenin resist-
ance was approximately 213 milliohms. Thus, the general expression for 
the output voltage, in this chapter called V p as a function of the load 
current, Im, is: 
Vl = VR2 " V m (6-D 
where V-,. and R is the Thevenin voltage and Thevenin resistance, respect-ive S 
ively. The value of V, is in the range of 27 to 30 volts, depending on 
the current demand which could be as large as 15.5 amperes. 
Figure 6-1 illustrates how one regulator is connected to the out-
put power bus and is under the influence of the power sharing circuit. 
With no feedback, i.e., V^ equal to zero, the regulator portion of the 
figure is a model for Equation 6-1. The feedback voltage, V , is devel-
oped as follows. The output bus voltage, V„, is compared with a refer-
ence voltage, V„, , of 29.5 volts and the difference is amplified by A, 
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REGULATED 
BUS 
*i 
M 
! • 
Figure 6 - 1 . A feedback diagram of a r e g u l a t o r showing t h e power sha re scheme. 
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which has a value of 10.8 amperes per vo l t . The output of A- i s regard-
ed as a programmed current , I_ , and i s used as a basis for comparison 
with the actual measured output current , Im . The difference in I and 
1^ i s amplified by A2, whose value i s 3.35 vol ts per ampere, and the 
resul tan t i s Vf. Thus: 
Vf = A ^ O f o - VB) - Im] . (6-2) 
The regulator output voltage then, with the feedback vol tage , Vj, i s 
V l - VR2 - V m + vf • (6-3) 
The output bus voltage, Vg, will be equal to V-^  minus the volt-
age drop across R^, the distribution line resistance. 
Any number of regulators can be paralleled as shown in Figure 
6-2. Considering the i network, V^ is the output of the i regulator, 
R„. is the distribution line resistance of this i network, and I . is 
*x ' mi 
the current this network furnishes to the load. Each network has as amp-
lifier with a gain of A£ which will be considered the same for all regu-
lators. To insure the same programmed current for all regulators, one 
reference voltage, V^\ » and one amplifier, A-^ , are used. The sum of all 
the I m currents equals IM, the total current delivered to R-, the load 
resistance. In the Skylab/ATM power system, there are eighteen regulators 
in parallel, but to conserve the generality of the following analysis, it 
will be assumed that n such regulators are in parallel. 
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REGULATED 
BUS 
Figure 6-2. The arrangement for connecting n regulators in parallel. 
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A more useful feedback diagram will be constructed based on a 
relation for the bus voltage of n regulators in parallel, and the rel-
ationship obtained from this diagram will reveal the interaction among 
the regulators. The total output current, IM, can be written as: 
IM = ^ = I ml + I m2 + • • ' + I m i + • ' • + Imn • (6-4) 
The individual currents, such as 1 ^ , can be replaced by an equivalent 
form. 
L
 V i " VB 
nd
 hi 
( 6 - 5 ) 
T h u s : 
VR VT - VR V9 - VR V. " VR V - V 
J* = ~1 §• + -± §• + . . . + -± 5. + . . . + J2 i
 > ( 6_6 ) 
RL R £ l R £2 R £ i R £n 
Solving for VR yields: 
\ I VR*i
 /£ , 
vB i^i- • <6"7> 
1 +
 \ I 1/RM i = i 
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Referring to Figure 6-2, it is seen that: 
Vi = VR2i + A1A2 VE1 ~ A1A2 VB " (»8i + A2> ^ • (6-8) 
Using Equation 6-5 and 6-8 in 6-7 yields: 
n V VR2i + A1A2 VR1 
yB 2^± . . (6_9) 
1 + R. 7 „ 1 + A1A2 
^ i=i R £ i + *si + A2 
By substituting Equation 6-8 into 6-5, an expression for the 
individual regulator output currents is obtained. 
VR2i + A1A2 VRI - (1 + A1A2> VB 
^ H± + *si + A2 (6_10) 
Using Equation 6-9, the final feedback diagram for n regulators 
in parallel is constructed and shown in Figure 6-3. The individual regu-
lator output currents as well as the total output current are labeled. 
To observe the relationship between bus voltage and output cur-
rent, Equation 6-9 was used to calculate Vg for the possible range of 
load resistance. Identical regulators were assumed with line resist-
ances of 50 milliohms. The results for different numbers of regulators 
in parallel are plotted in Figure 6-4. Noting the slope of the Vg/IM 
'R21 
'Rl A1A2 hi + hi + A2 
%2 + Rs2 + A2 
hi + hi + A2 
%n + \* + A2 
1 + A l ^ 
oo 
Figure 6-3. The final feedback diagram for n regulators in parallel. 
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curve for eighteen in parallel, the system Thevenin resistance is approx-
imately 5.6 milliohms. Thus, the new Thevenin resistance for each reg-
ulator, to be called R', is 18 times 5.6 milliohms or 100 milliohms. 
s 
This can be shown mathemat ica l ly by r e w r i t i n g Equation 6-10 a s : 
VB ~ 1 + AXA2 VR2i + 1 + A]LA2 V ^ . 1 + A J A 2 ^ * ( 6 " " U ) 
Now t a k i n g t h e d e r i v a t i v e of VB w i th r e spec t to I . y i e l d s the new 
Thevenin r e s i s t a n c e , Rg'j, of : 
R£1 + R^ + A2 
R' . = , ^ , . - = 9 7 mi l l iohms. (6-12) 
s i 1 + A } ^ 
Figure 6-5 shows how t h e cu r r en t i n one r e g u l a t o r of 18 i n p a r -
a l l e l v a r i e s as a funct ion of i t s l i n e r e s i s t a n c e . To c r e a t e t h i s f i g -
u r e , the l i n e r e s i s t a n c e s of 17 of the r e g u l a t o r s were s e t to 50 m i l l i -
ohms and the r e s i s t a n c e of t h e e i g h t e e n t h was v a r i e d from 10 milliohms 
to 110 mi l l iohms . 
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F i g u r e 6 - 5 - ( a ) The o u t p u t c u r r e n t of each r e g u l a t o r and t h e 
t o t a l o u t p u t c u r r e n t , L , . (b) An expanded v i e w 
of t h e i n d i v i d u a l r e g u l a t o r c u r r e n t s . 
VII. RESULTS AND CONCLUSIONS 
This chapter presents some of the results that were obtaimed 
through the computer program model of the regulator. The results are in 
the form of graphs created from data generated by the program and are an 
indication of the type of information that can be obtained. 
First, for a variety of load resistances, the different switch-
ing times are plotted as a function of input voltage. Figure 7-1 shows 
the characteristic of TCHARG, the on time of the switching transistors, 
and Figure 7-2 shows the characteristic of TDUMP, the dump time for the 
charging inductors. The off time, TDWELL, is shown in Figure 7-3. The 
displacement of the 2 and 4 ohm load curves is due to the large currents 
flowing through the charging inductors during TCHARG. The large values 
of current causes the inductance value to decrease (approach saturation) 
resulting in a further increase in current. The outcome is current 
values which are larger than would be if the inductor did not approach 
saturation, and this in turn produces sufficient output voltage to 
require the regulator to remain in the off state longer. 
Figure 7-4 shows how the duty cycle, D, of the switching 
transistors is a function of the input voltage and the load resistance. 
Closely related to this is the information in Figure 7-5. This is the 
switching repetition rate of the regulator as a function of load resis-
tance for two different input voltages. The shape of the curves is due 
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Figure 7 - 1 . On t ime , TCHARG, as a funct ion cf input vo l t age 
and load r e s i s t a n c e . 
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Figure 7-3. Dwell t ime, TDWELL, as a funct ion of input vo l t age 
and load r e s i s t a n c e . 
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to the nonlinear decrease in TCHARG, TDUMP and TDWELL as the load resist-
ance increases. For values of R^ above 8 or 10 ohms, the decrease be-
comes small for TCHARG and TDUMP while TDWELL begins to increase. 
The transient response of the regulator, with zero initial con-
ditions, is exhibited in Figures 7-6 and 7-7. In Figure 7-6, each pulse 
of current shown is due to the charging inductors dumping their energy 
into the output filter. It is recalled that each regulator has four 
such inductors in parallel and the dump current, Ij)UMp, will be the sum 
of their currents. The damped oscillation in I2, the current in the 
middle loop of the filter, is due to the natural response of the filter 
and has a frequency of approximately 250 Hz. Since the magnitude of this 
current is used to determine TCHARG, the oscillation is passed to Ij)UMP 
after a small time delay. Initially, the output voltage is low enough 
to require the transistor switches to turn on immediately after the 
charging inductors have dumped. Thus the dwell time, TDWELL, is zero. 
The change in disposition of the current pulses near 10 milliseconds is 
due to the voltages of the filter becoming large enough to allow the 
regulator to dwell before requiring the switches to turn on. 
Figures 7-8 and 7-9 contain the steady-state response of the reg-
ulator to a hQ, load and a 60 volts input. The scales of the plots have 
been expanded beyond those of the transient response to disclose more 
detail. The small change in rate of decrease of the dump current, IcUMP' 
Csee last current pulse) is due to the change in inductance of the charg-
ing inductor. Later, another figure will examine the effect of this 
inductor on current and time values more closely. The ripple voltage 
at the input of the output filter is seen in Figure 7-9. The near 
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instantaneous jump in V Q takes place just as the transistor switches 
begin to turn off and the charging inductors begin to dump. Its magni-
tude is composed of two voltage terms. First, the voltage across RQI* 
the effective resistance of the branch containing CI, and, second, the 
voltage across Lr^, the effective inductance of the same branch. The 
spike component at the jump is the voltage across LQ^ and the rest of 
the jump is due to the voltage across R^i- AS explained in Chapter H I , 
the duration of the spike is equal to the turn-off time of the switching 
transistors, which is less than one microsecond. 
The end of TDUMP and beginning of TDWELL is indicated by point "a" 
on the plot, and the end of TEWELL and beginning of TCHARG is indicated 
by point "b". The fact that the voltage across CI doesn't appear exponen-
tial during the discharge time, TDWELL plus TCHARG, is due to the large 
time constant present. 
A plot of output voltage versus output current is given in 
Figure 7-10. The slope is due to the effective internal dc resistance 
of 213 milliohms programmed into the regulator by the use of current 
feedback. 
To show the nonlinear charging and discharging currents, Figure 
7-11 is now presented. This represents the worse case in that the 
regulator is working under the maximum current demand allowed, 15.5 
amperes. The value of IQUMP is the sum of the four currents coming 
from the four charging inductors. The dashed line indicates the charging 
current possible during TCHARG for the ideal case in which the inductor's 
value does not decrease. 
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The last four figures contain the response of the regulator to 
a sudden change in load resistance. Figures 7-12 and 7-13 show the 
results of the regulator, under steady-state conditions, having the 
load resistance switched from 4 ohms to 2 ohms. Figures 7-14 and 7-15 
are for the load being switched from 4 ohms to 8 ohms. 
The intent of the preceding fifteen figures was to display a 
sample of what can be accomplished with the computer program and at the 
same time familiarize the reader with some of the CBRM's characteristics. 
This report is concluded by summarizing what has been accomplish-
ed. The necessary mathematical expressions were developed in Chapter III 
to represent the three switching times: TCHARGE, TDUMP, and TDWELL. 
Using the results of Chapter III, a computer program model was developed 
and presented in Chapter IV. The guidelines stated in the Introduction 
were followed closely and the result was a very versatile program that 
can easily be modified to examine any particular area of interest. For 
example, in addition to what was done at the beginning of this chapter, 
it is possible to investigate the effect of varying a component value 
over a large range. 
There are at least two areas that could be investigated further. 
First, in modeling the spike present in V ^ several simplifying assump-
tions were made. To be more exact, information is needed on the effec-
tive inductance at the input of the output filter and a good equivalent 
model of the switchin-g transistor is necessary. A second area is the 
calculation of the ac output impedance for very low frequencies. Due 
to the presence of nonlinearities, linear or piecewise-linear methods 
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could not be used. 
Two areas that were not covered in this report are, 1) calcula-
tions of efficiency of power transfer, and 2) an investigation of a 
damped high frequency oscillation that last for a short duration when 
the charging inductors dump. To calculate efficiency, the power loss 
in the switching transistors must be calculated and given sufficient 
information, this can be done. To analyze the oscillation, the stray 
capacitance and inductance must be known. 
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APPENDIX A 
The development of Equation 3-2 of Section A, Chapter III, re-
peated below as Equation A-1, will be done by solving for I .. 
3 2 1 
-VD 1 a3S + a2S + a ^ + aQ 
A
 % + RL1 + *L2 + \ S b 4 S 4 + b 3 S 3 + b 2 S 2 + b ^ 1 + bQ 
The form of I and I , „ w i l l be as t h a t of I A , . The mat r ix express ion A2 A3 Al 
for the f i l ter currents was given in Equation 3-1 and using Cramer's 
rule for the solution of equations will yield: 
D, A, S4 + • • • + A, S-V^ 
IM(S) = .J, = _* 1 2 (A-2) 
D S(b4S4 + . - • + b ^ + bQ) 
The above equation can be expanded into two terms. 
IA, (S) - ! i + : — h (A-3) 
"Al' S y, c4 . . . . b . S H + • • • + h S + b n 4 1 0 
Solving for K and K„ yields: 
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VD 
K2 = - r^ (A-4) 
1 b0 
and 
,3 . . i
 x .
 VD ,,.
 03 K2 = (A4SJ + • • • + Aj_) + r^ (b4SJ + • • • + b ^ (A-5) b0 
It is noticed that the first term of K2 is the numerator of D,/D 
with the last term deleted and the powers of S decreased by one. In 
addition, the second term of K2 is V /bQ times the denominator of D-/D 
with the last term deleted and the powers of S decreased by two. Using 
this approach, the K 's are calculated and called CNUMA. in the computer 
program. 
APPENDIX B 
In this section, the parameters of Equation 3-4, repeated below, 
are discussed. 
iA(t) = 2RA1 expf-a^t] cos(a>A1t + 9^) 
+ 2RA2 expt-a^t] cosCw^t + 8^) 
- VD/(RD + RL1 + RL2 + RL) (B-1) 
This equation represents the form of the three loop currents of the out-
put filter while it is in mode A. The notation used below is the same 
as that used in the computer program. 
The three currents are called CURNT(l), CURNT(2), and CURNT(3) 
in the computer program and each subscript, (1), (2), and (3) refers to 
a particular loop in the filter. The method of the Heavlside partial 
fraction expansion can be programmed to determine the parameters of these 
three currents. First, there are six RA's to be found which are the 
magnitudes of the coefficients of the partial fraction expansion. They 
will be double subscripted showing first the current to which they belong 
and second showing position within that current equation. Thus the six 
RA's are: 
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RAC1,D , RA(1,2) 
RA(2,1) , RA(2,2) 
RA(3,1) » RA(3,2) 
In g e n e r a l , t he magnitude RA. fo r a complex r o o t can be found from: 
CKA = RA /QA± = CS + aA. - jcoAi) | g } (B-2) 
S = -aA^ + JOJAJ^  
Using t h i s approach for example, R ( l , l ) w i l l be : 
IcKAd.Dl - *A(1,1> - I ' S S I ^ I (B-3) 
where CNUMA(l,k) is the numerator of the polynomial fraction in I (S) 
evaluated at S equal to -aAl + jcoAl. DNOMA(k) is the denominator of the 
polynomial fraction in I (S) less the S + aAl - jwAl factor, evaluated 
at S equal to -aAl + jcoAl. 
The aA's, called ALPHAA(l) and ALPHAA(2) in the program, are 
equal to minus the real parts of the complex roots used to determine the 
RA's. The coA's, called OMEGAA(l) and 0MEGAA(2) in the program, are the 
positive imaginary parts of the complex roots used to determine the RA's. 
Note that each current equation will contain the two aA's and oiA's. 
The 9A's are the phase angles associated with the coefficients 
of the partial fraction expansion that were used in determining the RA's. 
They will be double subscripted showing first the current to which they 
belong and second showing position within that current equation. 
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The six 6A's are 
THETAA(1,1) , THETAA(1,2) 
THETAA(2,1) , THETAA(2,2) 
THETAA(3,1) , THETAA(3,2) 
They can be found by taking the arctangent of the imaginary part of the 
coefficients used in determining the RA's divided by its real part. 
For example: 
[Imaq(CKA(l,l)) Re(CKA(l5l)) (B-4) 
The procedure used in finding the parameters for the mode A 
current equations is used to find those belonging to the equations for 
mode B. 
